MUL'I'-PADs, SINGLE LAYER POWER NETT ROUTING IN VLSI CIRCUITS
نویسنده
چکیده
An algorithm is presented for obtaining a planar routing of two power nets in building-block layout. In contrast to other works, more than one pad for each of the power nets is allowed. First, conditions are established to guarantee a planar routing. The algorithm consists of three parts, a top-down terminal clustering, a bottom-up topological path routing and a wire width calculation procedure. Because of the hierarchical nature of the algorithm, it is inherently fast.
منابع مشابه
A Minimal-Cost Inherent-Feedback Approach for Low-Power MRF-Based Logic Gates
The Markov random field (MRF) theory has been accepted as a highly effective framework for designing noise-tolerant nanometer digital VLSI circuits. In MRF-based design, proper feedback lines are used to control noise and keep the circuits in their valid states. However, this methodology has encountered two major problems that have limited the application of highly noise immune MRF-based circui...
متن کامل4-Bit Fast Adder Design: Topology and Layout with Self-Resetting Logic for Low Power VLSI Circuits
Dynamic logic families offer good performance over traditional CMOS logic. This is due to the comparatively high noise margins coupled with the ease of implementation. The main drawbacks of dynamic logic circuits are lack of design automation, charge sharing, feedthrough, charge leakage, singleevent upsets, etc. But these draw backs can be eliminated using domino and NORA circuits but still lac...
متن کاملRouting Congestion in VLSI Circuits - Estimation and Optimization
routing congestion in vlsi circuits estimation and routing congestion in vlsi circuits springer routing congestion in vlsi circuits estimation and routing congestion in vlsi circuits: estimation and routing congestion in vlsi circuits estimation and routing congestion in vlsi bookpro routing congestion in vlsi circuits estimation and routing congestion in vlsi circuits estimation and routing co...
متن کاملAn efficient RDL routing for flip-chip designs
Engineers use a redistribution layer (RDL) in flip-chip designs to redistribute I/O pads to bump pads without changing the I/O pad placement. However, traditional routing capacity may be insufficient to handle sizable designs, in which the RDL may be very congested and especially when there is a less-than-optimal I/O-bump assignment. As a result, routing may not be completed within a single lay...
متن کاملA new low power high reliability flip-flop robust against process variations
Low scaling technology makes a significant reduction in dimension and supply voltage, and lead to new challenges about power consumption such as increasing nodes sensitivity over radiation-induced soft errors in VLSI circuits. In this area, different design methods have been proposed to low power flip-flops and various research studies have been done to reach a suitable hardened flip-flops. In ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004